CERTIFICATE OF MAILING VIA EXPRESS MAIL 37 C.F.R. §1.10

PURSUANT TO 37 C.F.R. 1.10, I HEREBY CERTIFY THAT I HAVE A REASONABLE BASIS FOR BELIEF THAT THIS CORRESPONDENCE IS BEING DEPOSITED WITH THE UNITED STATES POSTAL SERVICE AS EXPRESS MAIL POST OFFICE TO ADDRESSEE ON THE DATE INDICATED BELOW, AND IS ADDRESSED TO:

MAIL STOP PATENT APPLICATION COMMISSIONER FOR PATENTS P.O. BOX 1450 ALEXANDRIA, VA 22313-1450

Oblaire alex

NAME

DATE OF MAILING: AUGUST 27, 2003 EXPRESS MAIL LABEL: EV339223452US

APPLICATION FOR LETTERS PATENT

FOR

CIRCUIT ARRANGEMENT

INVENTOR(S):

Gerd Auerswald

Am Zeilberg 1

90616 Neuhof A.D. Zenn Germany

Kurt Gross Erzgebirgstr. 2

93164 Laaber Germany

Michael Kirchberger Friedhofweg 24

93073 Neutraubling Germany

Stefan Kulig Aubachweg 23

93073 Neutraubling Germany

Hans Rappl Brunnleite 16

93152 Nittendorf Germany

ATTORNEY DOCKET NUMBER:

071308.0469

CLIENT REFERENCE:

2001P02915WOUS

CIRCUIT ARRANGEMENT

Cross Reference to Related Application

This application is a continuation of copending International Application No. PCT/DE02/00601 filed February 20, 2002 and claiming a priority date of February 27, 2001, which designates the United States.

Technical Field of the Invention

The invention relates to a circuit arrangement, i.e. an arrangement comprising interconnected components. In more specific terms, the invention relates to a circuit arrangement having a power section. The circuit arrangement should therefore be suitable for high currents.

Background of the Invention

10

15

20

25

The fabrication of circuit arrangements in hybrid technology is known. To this end, chips having semiconductor devices without chip packaging are mounted on a ceramic carrier, in which conducting paths are arranged. The chips are mounted in such a way that a direct electrical contact is formed between the conducting paths and chips. Further electrical conductors for the chips are created via wire bonds.

Such a circuit arrangement is advantageous in that it has low space requirements as the chips are bare. However, such a circuit arrangement is disadvantageous in that it is not suitable as a power module for very high currents, such as 300 amperes continuous current, as conducting paths arranged in a ceramic carrier cannot generally conduct such high currents.

A further disadvantage exists in that heat from a circuit arrangement having a ceramic carrier cannot be effectively dissipated. Effective heat dissipation, however, is required for high current applications, as in this case the components usually generate considerable heat losses, which could cause damage to the components.

Summary of the Invention

10

15

20

25

The object of the invention is to specify a circuit arrangement, which bas low space requirements and at the same time is suitable for high currents.

The object can be achieved by means of a circuit arrangement having the following features: the circuit arrangement has a power section, comprising heat-generating components and at least one component producing less heat. The component producing less heat is arranged in an internal region of the circuit arrangement. The heat-generating components are arranged around the internal region and are mounted on at least one metallic body acting as an electrical conductor, to which said components are electrically connected. In order to cool the heat-generating components, the body is arranged on a heat sink in an electrically insulating manner, at least in the region of the heat-generating components. The heat sink is embodied running around the internal region.

The heat-generating components are directly mounted on the body, which at the same time acts as a carrier of the heat-generating components and as an electrical conductor. No further conductors and wires are required between the heat-generating components and the body, which would increase the electrical resistance. The electrical resistance of the body is very low in comparison to conductor paths arranged in an insulating carrier. The circuit arrangement is therefore suitable for high currents.

Furthermore, it is possible for heat produced in the heat-generating components to be dissipated very quickly, as essentially only the metallic body is arranged between the heat-generating components and the heat sink, and this metallic body is a better thermal conductor than a carrier made of ceramic.

10

15

20

25

The circuit arrangement takes up very little space, as the heat sink is only arranged under the components which generate high heat losses.

This also makes the circuit arrangement very compact, as the heatgenerating components are arranged around the component producing less heat, so that it is possible for connections between the components to be very short.

The dimensioning of the body depends on the amperage and thermal conductivity to be achieved. The body is preferably between approx. 2 mm and 4 mm thick and is essentially made of copper. However, other materials are also suitable for the body, such as aluminum.

The heat-generating components may be chips, containing for example (power) transistors, diodes or IGBTs. The component producing less heat may for example be a capacitor.

To reduce the space requirements of the circuit arrangement and to improve the heat dissipation, it is advantageous for the chips to have no packaging.

The circuit arrangement also preferably has a logic section in addition to the power section, via which the power section can be controlled.

To reduce the space requirements of the circuit arrangement, it is advantageous for the logic section to be arranged above the internal region. This is advantageous in that electrical connections between the logic section and power section can be very short. The connections can for example be wire bonds. Additional connecting lines and high-cost plug connections susceptible to interference are not necessary.

The circuit arrangement can have a board which covers the internal region and is arranged above the component producing less heat. The board has at least one opening above the internal region. The component producing less heat is

10

15

20

25

electrically connected to the board by means of a first wired bond, which is led through the opening.

On account of the first wired bond, the board has areas of non-flatness. To ensure that the logic section can be added to a flat surface, it is advantageous to provide a carrier, which is arranged above the internal region and above the board. The carrier can be electrically insulated from the board by means of an insulating layer. The surface of the carrier facing the board has an indentation in the region of the first wired bond, in order to accommodate the first wired bond. The surface of the carrier facing away from the board, however, is flat. The logic section is electrically insulated on the surface of the carrier facing away from the board. The carrier acts as the mechanical adapter between the board and the logic section.

If the logic section proves to be faulty, it can easily be removed from the carrier and repaired and/or replaced independently from the power section.

More than one component producing less heat may be provided, arranged in the internal region of the circuit arrangement and electrically connected to the board by means of the first wired bonds. The carrier accordingly has more than one indentation.

The carrier is preferably made of a material essentially having high thermal conductivity, so that heat generated in the logic section can be dissipated to the heat sink via the carrier and board. For example the carrier is essentially made of aluminum and is between 1 and 10 mm thick.

The circuit arrangement is particularly suitable for the parallel connection of half bridges. To this end, the heat-generating components are embodied as bare first chips and second chips, which each contain a transistor, with the first chips being mounted on at least one first metallic body and the second chips being mounted on a second metallic body. The first body is embodied as a bar, which runs

10

15

25

along the outer edge of the heat sink. The second body is embodied in the form of a board and covers the internal region and inner edge of the heat sink. The board is arranged on the second body in an electrically insulating manner. The second body has a first opening above the internal region, which is arranged under the opening of the board and through which the first wired bond is led. The second body has at least one second opening above the internal region. The component producing less heat is embodied as a capacitor and is electrically connected to the second body by means of a second wired bond, which is led through the second opening. The first wired bond and the second wired bond are in this case capacitor terminals. The first chips are electrically connected to the board via wire bonds. The second chips are electrically connected to the first body via wire bonds.

The second body and the board form two metal boards which are electrically insulated from each other and which carry different potentials. The capacitor is placed between the different potentials.

The first chips are connected in parallel between the first body and the board. The second chips are connected in parallel between the first body and the second body. Each first chip and second chip form a half bridge. The half bridges are connected in parallel between the board and the second body.

Thanks to the surrounding arrangement of the heat sink, it is possible to ensure a particularly compact arrangement of numerous half bridges. In this way, the second chips are interconnected by means of the second body in the form of a board.

More than one first bar may be provided, each running along an edge of the cooling body for example. The first bodies are preferably not electrically connected to each other, so that they can conduct different phases.

The first body, second body and board are made of copper for example. However, other materials are also suitable, for instance aluminum.

15

25

Brief Description of the Drawings

An embodiment of the invention is described in more detail below using the figures.

- Figure 1 shows a section of a circuit diagram of a circuit arrangement having first chips, second chips, capacitors, an output terminal, ground terminal and voltage terminal.
- Figure 2 shows a three-dimensional view of the circuit arrangement, in which the first chips, second chips, a first body, second body, board, carrier, logic section, heat sink and bonding connections can be seen.
 - shows a cross-section through an internal region of the circuit arrangement, in which capacitors, first wired bonds, second wired bonds, openings, first openings, second openings, insulating layers, the second body, board, carrier and logic section can be seen.

Detailed Description of the Preferred Embodiments

A circuit arrangement is provided in the embodiment, which has a power section LE and a logic section LO.

20 The power section LE comprises a parallel connection of half bridges as well as capacitors K connected in parallel. The capacitors K form components of the circuit arrangement producing less heat.

The power section LE comprises first chips C1 as heat-generating components, with said chips being mounted without packaging directly on several first metallic bodies K1, which are embodied as bars and are essentially made of copper (see Figure 2). The first bodies K1 are arranged along outer edges of a heat sink KK running around an internal region IB of the circuit arrangement. The first chips C1

10

15

20

25

each have a transistor. The first chips C1 are arranged on the first bodies K1 in such a way that first source/drain areas of the first chips C1 are electrically connected to the first bodies K1.

The first bodies K1 are approx. 4 mm thick, approx. 10 mm wide and approx. 12 cm and/or 18 cm long. The first bodies K1 are electrically separated from each other and conduct different phases.

The power section LE has second chips C2 as heat-generating components, said chips being embodied as the first chips C1 and being mounted without packaging directly on a second metallic body K2 in such a way that first source/drain areas of the transistors of the second chips C2 are electrically connected to the second body K2. The second body K2 is embodied in the form of a board, is essentially made of copper and covers the internal region and inner edges of the heat sink KK (see Figure 2). The capacitors K are arranged under the second body K2 in the internal region IB (see Figure 3).

Second source/drain areas of the second chips C2 are connected to the first bodies K1 via bonding connections B.

A metallic board P, which is essentially made of copper, is arranged on the second body K2 in an electrically insulating manner by means of a first insulating layer I1 (see Figures 2 and 3). The board P has notch-like projections V, which are arranged between adjacent second chips C2. Second source/drain areas of the transistors of the first chips C1 are connected to the projections V of board P via bonding connections B.

The second body K2 has first openings O1 and second openings O2 above the internal region. Board P has openings O above the first openings O1 and second openings O2 of the second body K2. The capacitors K are electrically connected to board P via first wired bonds B1, which are led through the first openings

10

15

20

O1 of the second body K2 and through the openings O of board P arranged thereabove. The capacitors K are electrically connected to the second body K2 via second wired bonds B2, which are led through the second openings O2. The openings O of board P, which are arranged above the second openings of the second body K2, accommodate the second wired bonds B2. The first wired bonds B1 and the second wired bonds B2 form capacitor terminals of capacitors K.

To avoid shortcircuiting between the first wired bonds B1 and the second body K2 and/or between the second wired bonds B2 and board P, second insulating layers I2 are applied to the surfaces of openings O, first openings O1 and second openings O2.

A carrier T made of aluminum is arranged above board P (see Figure 2). The carrier T is approx. 5 mm thick. The surface of carrier T facing board P has indentations E in the region of the first wired bonds B1, to accommodate the first wired bonds B1. The surface of carrier T facing away from board P is flat.

The logic section LO is arranged in an electrically insulating manner on the surface of carrier T facing away from board P and is connected to the power section LE via bonding connections B.

The first bodies K1 are connected to output terminals AA (see Figure 1). The second body K2 is connected to a voltage terminal SP, which is loaded with approx. 36 volts. The board P is connected to a ground terminal GA, which is loaded with zero volts.

The capacitors K are connected in parallel between the ground terminal GA and voltage terminal SP.

The first chips C1 are connected in parallel between the output terminal
AA and ground terminal GA. The second chips C2 are connected in parallel between
the output terminal AA and the voltage terminal SP. The first chips C1 form a lowside
HOU03:927463.2

9

drive. The second chips C2 form a highside drive. Each first chip C1 and second chip C2 form a half bridge. The half bridges are connected in parallel between the ground terminal GA and the voltage terminal SP.